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Abstract. CSP‖B is an approach to combining the process algebra CSP
with the formal development method B, enabling the formal description
of systems involving both event-oriented and state-oriented aspects of
behaviour. The approach provides architectures which enable the ap-
plication of CSP veriﬁcation tools and B veriﬁcation tools to the ap-
propriate parts of the overall description. Previous work has considered
how large descriptions can be veriﬁed using coarse grained component
parts. This paper presents a generalisation of that work so that CSP‖B
descriptions can be decomposed into ﬁner grained components, chunks,
which focus on demonstrating the absence of particular divergent be-
haviour separately. The theory underpinning chunks is applicable not
only to CSP‖B speciﬁcation but to CSP speciﬁcations. This makes it
an attractive technique to decomposing large systems for analysing with
FDR.
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1 Introduction
We begin with a synopsis of the CSP‖B approach which has been under develop-
ment for a number of years. The main feature of the approach is the separation
of event and state based descriptions using the process algebra CSP [9] and the
formal development method B [1]. One primary goal of the approach is to show
that a combined speciﬁcation is divergence-free [12–14]. This property is at the
core of the approach, and once it has been established other safety and liveness
properties of the system can be described and shown to be valid [6, 7, 15].
In [14] we discussed how a B machine can have a CSP failures-divergences
semantics. We also established that a component, i.e., a parallel combination of
a controller/machine pair, can be shown to be divergence-free. This means that
the B operations are always called within their preconditions. In this work the
CSP processes (controllers) themselves were divergent-free because we restricted
the language to a sequential non-divergent subset of CSP.
In [12] we began to refer to collections of components as a family of processes
Pi indexed by some indexing set I . Using the fact that both CSP processes and
B machines have a process semantics we presented results which established the
divergence freedom of a parallel combination ‖
i∈I Pi . While this might be true
if the whole combination ‖
i∈I Pi is considered at once, large systems will make
the application of tool support to demonstrate this property impractical. Thus,
we needed ways of considering parts of the system at a time, and combining the
results.
In [13] we introduced a rely-guarantee style of speciﬁcation which enabled us
to capture assertions, which are predicates on values being passed on channels.
We made clear that divergence freedom of the whole system depended on the
divergent behaviour of individual components being prevented by the rest of the
system. We discussed how to break up the system into component parts and
augment each part with assertions to establish its divergence freedom. This was
suﬃcient to deduce divergence freedom of the whole system. In that work our
terminology was diﬀerent. Since [6] we have settled on referring to assertions in
two ways. Blocking assertions, previously known as guards, capture the notion
of what must be true when communicating values along channels. If a blocking
assertion is false communication is not permitted. With diverging assertions,
previously known as assumptions, communication is always permitted. However,
if the assertion does not hold diverging behaviour is exhibited.
The results in [13] were restrictive because the components were broken down
into controller/machine pairs and one large component comprising of all the CSP
processes. Furthermore, that approach does not easily scale up, since the CSP
part of the system has to be checked in its entirety, and this will be subject to
the limitations of CSP model-checkers.
The results presented in this paper aim to further extend our ability to per-
form component veriﬁcation. We have coined the term chunks because it captures
the notion of splitting the combined speciﬁcation into constituent parts, i.e. a
small collection of processes. A chunk can comprise of a CSP process and a B
machine, or a collection of CSP processes (not necessarily all of them). We will
see that a chunk gives us a much more ﬂexible component part to deal with
when aiming to establish divergence freedom.
In addition to being an extension to our integrated CSP‖B approach the re-
sults presented in this paper are applicable more generally too. They could be of
potential beneﬁt to CSP speciﬁcations that cannot be shown to be divergence-
free due to tool limitations. We prove that if all the identiﬁed chunks individually
do not give rise to particular divergences, then we can deduce that the whole
system is divergence-free. In fact the paper is structured in two main parts and
we ﬁrst focus on describing how to split a collection of CSP processes into con-
stituent parts and establishing divergence freedom to give us general results.
Then the contribution to CSP‖B is presented when we demonstrate the appli-
cability the general theory to CSP‖B. A smaller and a larger example are used
to motivate the work and illustrate the results being presented.
1.1 Notation
Before presenting the ﬁrst example we identify some preliminary notation. For
a detailed introduction to CSP operators and the failures-divergences semantic
model used in this paper the reader is referred to [11]. Similarly, the reader is re-
ferred to [1] for an overview of the B Method. The most important aspect of B to
understand for this paper is that B operations are associated with preconditions,
and if called outside their preconditions then they diverge. Furthermore, we do
not re-iterate all the details of the syntax of CSP and B used in our approach,
these can be found in [13]. Instead we discuss various points of interest when
presenting the second example in Section 4.
The following introduces the key notation used in this paper, including some
newly coined deﬁnitions.
The universal set of events is denoted Σ. Traces are ﬁnite sequences of events.
We write tr ′  tr to denote that tr ′ is a preﬁx of tr . Given a set of traces D ,
the upwards closure of D is denoted D ↑, and is deﬁned as follows:
D ↑ = {tr  tr ′ | tr ∈ D ∧ tr ′ ∈ Σ∗}
Given a trace tr , its projection to a set A is denoted tr  A—this is the
sequence of events from tr which are in the set A. For example,
〈coin, choc, refill , coin〉  {coin, choc} = 〈coin, choc, coin〉
Given a set of traces D , its projection to a set A of events is deﬁned as
follows:
D  A = {tr  A | tr ∈ D}
CSP semantics associates with a process P a set of traces T [[P ]], a set of
failures F [[P ]], and a set of divergencesD [[P ]]. This paper will be most concerned
with the divergences.
The following lemma allows us to identify the point on a divergent trace
where the process diverges.
Lemma 1. For any non-empty divergence tr ∈ D [[P ]] there is a unique event a
such that ∃ tr0 ≤ tr .tr0 
∈ D [[P ]] ∧ tr0  〈a〉 ∈ D [[P ]]. In other words, there is a
unique event a on which divergence was introduced in this trace.
Proof. Let tr0 be the maximal preﬁx tr0 ≤ tr such that tr0 
∈ D [[P ]]. There is
such a tr0, since 〈〉 
∈ D [[P ]]. tr0 
= tr , since tr ∈ D [[P ]]. Thus there is some
unique a such that tr0  〈a〉 ≤ tr ∧ tr0  〈a〉 ∈ D [[P ]] ∧ tr0 
∈ D [[P ]].
The above lemma means that the following is well-deﬁned:
Definition 1. Given a process P and a divergence tr 
= 〈〉, tr ∈ D [[P ]], the
diverging event de(tr ,P) is the unique event on which divergence is introduced
in tr .
Definition 2. The set of diverging events de(P) of a process P is the set
{de(tr ,P) | tr ∈ D [[P ]] ∧ tr 
= 〈〉}.
The minimal divergences MD [[P ]] of a process P is the set of divergences of
P that are minimal in the preﬁx order.
Definition 3.
MD [[P ]] = {tr ∈ D [[P ]] | ∀ tr ′ ∈ D [[P ]].tr ′  tr ⇒ tr ′ = tr}
Various properties can be established concerning minimal divergences. One
that we will use frequently is the following:
Lemma 2. If tr ∈ MD [[P ‖ Q ]] then tr  αP ∈ MD [[P ]] ∨ tr  αQ ∈
MD [[Q ]].
A minimal divergence of P ‖ Q arises from a minimal divergence of one of its
components.
2 Establishing divergence-freedom
Our primary aim is to establish that a system is divergence-free. So we will
consider the collection of components as a family of processes Pi indexed by
some indexing set I . Thus, we aim to establish that the parallel combination
‖
i∈I Pi is divergence-free. While this might be true if the whole combination‖
i∈I Pi is considered at once it may not be possible to check the entire system
using FDR in one go. Thus, we need ways of considering parts of the system at a
time, and combining the results. In general, the divergence-free operation of one
part of the system might be dependent on the particular behaviour of another
part.
2.1 Toy example
To illustrate the above point, we consider a small toy example in the CSP tra-
dition: a vending machine, based on the coursework examples associated with
[9]. The machine consists of a number of components, which are concerned with
dispensing chocolates in return for accepting coins, reﬁlling the machine with
chocolates, and ensuring that the machine does not try to dispense chocolates
when it is empty. This gives us several processes that we can group into chunks
and demonstrate that they are individually divergence-free. The combination of
components is illustrated in Figure 1.
The machine can diverge if too many coins are inserted without the removal
of a chocolate:
α(VM ) = {coin, choc}
VM = coin → ((choc → VM )  (coin → ⊥))
VM PROFIT CUSTOMER
STOCK TOPUP REFILLER
coin
choc
refill
Fig. 1. Components of a vending machine
Each component has the natural alphabet: those events that are mentioned in
its deﬁnition.
The proﬁt counter can diverge if more chocolates are dispensed than have
been paid for:
α(PROFIT (i)) = {coin, choc}
PROFIT (0) = (coin → PROFIT (1))  (choc → ⊥)
PROFIT (n + 1) = (coin → PROFIT (n + 2))  (choc → PROFIT (n))
Reﬁlling the machine tops it up to 17 chocolates. The stock control tracks
the remaining chocolates, and can diverge if it runs out of stock:
α(STOCK (i)) = {refill , choc}
STOCK (0) = (refill → STOCK (17))  (choc → ⊥)
STOCK (n + 1) = (refill → STOCK (17))  (choc → STOCK (n))
The machine should not be reﬁlled when it is full:
α(TOPUP) = {refill , choc}
TOPUP = (refill → FULL)  (choc → TOPUP)
FULL = (refill → ⊥)  (choc → TOPUP)
Finally, a counter is in control of reﬁlling the machine:
α(REFILLER(i)) = {refill , choc}
REFILLER(0) = refill → REFILLER(17)
REFILLER(n + 1) = choc → REFILLER(n)
Finally, we include a description of the customer, who behaves well with
respect to the insertion of coins:
α(CUSTOMER) = {coin, choc}
CUSTOMER = coin → choc → CUSTOMER
The customer will never insert more than one coin for a chocolate.
Then the overall system we wish to consider is:
SYSTEM =
CUSTOMER ‖ VM ‖ PROFIT (0) ‖ STOCK (0) ‖ TOPUP ‖ REFILLER(0)
We aim to establish divergence-freedom of this system. However, there are a
number of points where individual components might diverge, so we will need to
check that these cannot arise in the context of the overall system. Furthermore,
for a larger system it may not be possible to model and check the entire system
in FDR in one go.
The way we proceed is to identify for each component P the set of events that
it can diverge on. We then ﬁnd appropriate associated processes Q1 . . .Qn which
ensure that such divergences cannot occur. We call the subset of components
P ,Q1, . . . ,Qn a chunk, which is adequate to establish that P does not diverge
on events in de(P).
There are four processes which contain diverging behaviour:
– VM can diverge on some occurrences of the event coin. In other words,
using Deﬁnition 3, any minimal divergence of VM has coin as its last event.
If we consider VM ‖ CUSTOMER we ﬁnd that the resulting combination
VM ‖ CUSTOMER cannot diverge on coin. Thus {VM ,CUSTOMER} is a
divergence-free chunk.
– PROFIT (0) can diverge on the event choc. However, the parallel combina-
tion PROFIT (0) ‖ VM cannot diverge on choc. Thus {PROFIT (0),VM } is
the appropriate chunk for this case. Note it can diverge on coin but this is
handled by the chunk which focuses on VM with coin as its diverging event.
– STOCK (0) can diverge on the event choc. However, the parallel combination
STOCK (0) ‖ REFILLER(0) cannot diverge on choc.
– TOPUP can diverge on the event refill . However, TOPUP ‖ REFILLER(0)
cannot diverge on refill .
These are all of the cases of processes diverging on particular events. In the
example all the sets of diverging events are singleton sets. However, this need
not be the case in general. In each case above, there are some other processes
of the system which ensure that such divergences do not occur in the system
overall.
Each chunk only needs to include the process containing the diverging events
and the processes which provide the control to remove those possible divergences.
A chunk dealing with P need not contain all the processes that are involved in the
synchronisation of the events in de(P)—only those that prevent the divergence
from occurring are necessary. Otherwise a chunk may end up being the whole
system, which is clearly not what we want because we would not have achieved
any decomposition.
Furthermore, any particular diverging event can be in the set of diverg-
ing events of more than one process. In the example above, PROFIT (0) and
STOCK (0) can both diverge on choc. They are dealt with separately, each with
a diﬀerent chunk.
As we shall see, this is enough to guarantee that the combination of all the
components, SYSTEM , is divergence-free.
3 Underlying theory for chunks
In a parallel system of processes, we aim to establish the property of divergence-
freedom for the whole system by considering each of the processes in turn. The
principal idea is to establish, for each process P , that it cannot diverge in the
context of the rest of the system. Compositionality arises from the fact that we
will only need to consider the relevant context, and do not need to include the
parts of the system that are irrelevant to the analysis of P .
3.1 Divergences from a process
The ﬁrst theorems are very general, and are concerned with the way parallel
composition treats divergence. Notationally in these theorems we are thinking
of P as the process which is the focus of the analysis, Q as the part of the system
which ensures that P does not diverge, and R as the rest of the system. Thus
we are ultimately concerned with deducing properties of the system P ‖ Q ‖ R
simply by considering P ‖ Q .
Our ﬁrst lemma is concerned with the special case where P ‖ Q is divergence-
free. We begin with this special case because it motivates the use of minimal
divergences, and gives a broad idea of the approach, which is reﬂected in the
more general theorems.
This special case is subsumed by Lemma 4, which is itself a special case
of Lemma 5. Lemma 5 supports the main theorem of this section, Theorem 1,
which states when divergence-freedom of a concurrent system can be deduced
from particular properties of chunks. The lemmas subsequent to Theorem 1
provide diﬀerent ways of establishing those properties. In general, a variety of
ways of checking chunks are possible, and an analysis will make use of diﬀerent
approaches for diﬀerent chunks.
In Lemma 3, we can deduce that any minimal divergence of the whole system
is not a minimal divergence of P . In other words, the divergence was not a result
of P diverging.
Lemma 3. If P ‖ Q is divergence-free, then
MD [[P ‖ Q ‖ R]]  αP ∩MD [[P ]] = ∅
Proof. Assume for a contradiction that tr ∈MD [[P ‖ Q ‖ R]]  αP ∩MD [[P ]].
Then there is some tr0 such that tr = tr0  αP . Then tr0  αQ ∈ T [[Q ]], and
we already have that tr0  αP ∈ D [[P ]]. Thus tr0  (αP ∪ αQ) ∈ D [[P ‖ Q ]],
contradicting the fact that P ‖ Q is divergence-free.
Interestingly, the theorem applies even in the case where R can diverge on
events in the alphabet of P . Informally, this is because Q prevents P ’s diver-
gences from occurring, and R cannot reintroduce them because of the blocking
nature of the parallel operator. Of course R can introduce other divergences with
the same diverging event, but it cannot introduce any divergence of P .
For example, consider the vending machine from Section 2.1 again, with VM
for P , CUSTOMER for Q , and deﬁne a process BROKEN = coin → ⊥ for R.
In this case the minimal divergence of the parallel combination P ‖ Q ‖ R would
be 〈coin〉 but this is not be a minimal divergence of P , so the intersection would
indeed be empty. The fact that BROKEN diverges on coin does not aﬀect the
argument that VM ’s divergence on coin cannot occur.
Of course, in checking the whole system there would be the separate problem
of ﬁnding a chunk for BROKEN . In fact, this will not be possible, since there
is no process that prevents coin from occurring. But what we have established
with the chunk for VM is that if a divergence of the system does occur, it is not
the fault of VM .
Observe also that Lemma 3 must be stated in terms of minimal divergences:
it is not true for general divergence sets. The example above has 〈coin, coin〉 as
a divergence of both VM and VM ‖ CUSTOMER ‖ BROKEN , even though we
have that VM ‖ CUSTOMER is divergence-free. The point is that the divergence
〈coin, coin〉 is not the ﬁrst point at which the system diverges, so divergence of
the system is the fault of BROKEN , on the divergence 〈coin〉. The intention of
the lemma is to allow us to deduce that VM is not responsible for any divergences
of VM ‖ CUSTOMER ‖ BROKEN , and to establish this we need to consider
the minimal divergences.
The next theorem considers a more general situation, when P ‖ Q possibly
contains some divergences, but not as a result of P .
Lemma 4. If MD [[P ‖ Q ]]  αP ∩MD [[P ]] = ∅, then
MD [[P ‖ Q ‖ R]]  αP ∩MD [[P ]] = ∅
Proof. Assume for a contradiction that tr ∈MD [[P ‖ Q ‖ R]]  αP ∩MD [[P ]].
Then there is some tr0 ∈ MD [[P ‖ Q ‖ R]] such that tr = tr0  αP . Then
tr1 = tr0  (αP ∪αQ) ∈ D [[P ‖ Q ]]. Furthermore, no preﬁx of tr1 is a divergence
of P ‖ Q , since tr0 is a minimal divergence, so tr1 ∈ MD [[P ‖ Q ]]. Thus
tr1  αP ∈ MD [[P ‖ Q ]]  αP , i.e. tr ∈ MD [[P ‖ Q ]]  αP , contradicting the
fact that tr ∈ MD [[P ]].
This lemma would be applicable in the case of the VM ‖ PROFIT (0) chunk
from the previous section.
We now obtain a generalisation of Lemma 4, which is concerned only with
divergence of a process P on a particular set of events A. We deﬁne MD [[P ]]A
to be those minimal divergences ending in some event in A:
MD [[P ]]A = {tr ∈MD [[P ]] | last(tr) ∈ A}
Lemma 5. If MD [[P ‖ Q ]]  αP ∩MD [[P ]]A = ∅, then
MD [[P ‖ Q ‖ R]]  αP ∩MD [[P ]]A = ∅
Proof. Similar to the proof of Lemma 4.
This lemma is useful because in practice we may need to consider diﬀerent di-
verging events independently of each other, and using diﬀerent chunks. This will
particularly arise when considering diverging assertions in process descriptions:
we may wish to consider them separately. We will see an example of this in
Section 4.
The main theorem, concerning the use of chunks to establish divergence free-
dom of a concurrent system, is the following:
Theorem 1. Given a family of processes {Pi}i∈I : if for each Pi and each a ∈
de(Pi ) there is some subset of processes {Pj }j∈J such that
1. Pi 
∈ {Pj}j∈J (i.e. i 
∈ J )
2. a 
∈ de(Pi ‖ ‖
j∈J Pj )
then ‖
i∈I Pi is divergence-free.
Proof. Assume for a contradiction that tr ∈MD [[‖
i∈I Pi ]]. Then there is some
i such that tr  αPi ∈ MD [[Pi ]]. Let a = last(tr  αPi) ∈ de(Pi ). Then we have
a set of processes Pj for j ∈ J meeting the two conditions above. Set
P = Pi
Q = ‖
j∈J Pj
R = ‖
k =i,k ∈J Pk
Then MD [[P ‖ Q ]]  αP ∩MD [[P ]]{a} = ∅, since a 
∈ de(P ‖ Q). Then by
Lemma 5 we obtain MD [[P ‖ Q ‖ R]]  αP ∩MD [[P ]]{a} = ∅. But tr  αP is
in this intersection, yielding a contradiction. Hence ‖
i∈I Pi has no divergences.
3.2 Blocking divergences
We now give some theorems which use blocking on some divergences, and divergence-
freedom of the result, to establish the conditions required to apply Lemmas 4
and 5 above. These theorems will enable us to use divergence-freedom checks in
FDR to obtain the results we require about the minimal divergences of processes.
If a parallel combination P ‖ Q , when blocked on particular minimal diver-
gences DP and DQ of P and Q respectively, is divergence-free, then any minimal
divergence of P ‖ Q must be from one of the blocked divergences, DP or DQ .
Lemma 6. If
– DP ⊆MD [[P ]]
– DQ ⊆MD [[Q ]]
– P ‖ BLOCKαP (DP ) ‖ Q ‖ BLOCKαQ (DQ ) is divergence-free
then if tr ∈MD [[P ‖ Q ]], then tr  αP ∈ DP or tr  αQ ∈ DQ .
Proof. Consider tr ∈ MD [[P ‖ Q ]]. Assume that tr  αP 
∈ DP , and that
tr  αQ 
∈ DQ . We¡ aim to establish a contradiction.
Now from Lemma 2 either tr  αP ∈ MD [[P ]] or tr  αQ ∈ MD [[Q ]].
Assume without loss of generality that tr  αP ∈ MD [[P ]].
No strict preﬁx of tr  αP is in DP , since otherwise tr is not a minimal
divergence of P ‖ Q . Thus tr  αP ∈ MD [[(P ‖ BLOCKαP (DP ))]], since
BLOCKαP (DP ))] does not restrict tr  αP .
Similarly, no strict preﬁx of tr  αQ is in DQ , since otherwise tr is not
a minimal divergence. Thus tr  αQ ∈ T [[(Q ‖ BLOCKαQ (DQ ))]]. Hence we
obtain that tr ∈ MD [[P ‖ BLOCKαP (DP ) ‖ Q ‖ BLOCKαQ (DQ)]], yielding a
contradiction.
The following corollary of Lemma 6 will be useful in establishing condition
(2) for Theorem 1, since it provides a way of establishing the antecedent in
particular cases. It is concerned with divergence on particular events from the
set A. It states that if divergence-freedom can be obtained by blocking some
minimal divergences not ending in A, then no minimal divergence of P ‖ Q
arises from a divergence of P ending in A.
Corollary 1. If
1. DP ⊆MD [[P ]] \ MD [[P ]]A
2. DQ ⊆MD [[Q ]] \ MD [[Q ]]A
3. P ‖ BLOCKαP (DP ) ‖ Q ‖ BLOCKαQ (DQ ) is divergence-free
then MD [[P ‖ Q ]]  αP ∩MD [[P ]]A = ∅
The ﬁrst condition means that DP cannot contain any traces ending in events
from A; and the second condition means that DQ cannot contain any traces
ending in events from A. Lemma 6 yields that any tr ∈MD [[P ‖ Q ]] either has
tr  αP ∈ DP , or else tr  αQ ∈ DQ , and in both cases last(tr) 
∈ A, so we
obtain tr  αP ∈MD [[P ]]A.
3.3 Assertions
When we are working with CSP descriptions, we will often aim to decompose
them by introducing assertions onto the channels. This is especially true for
CSP‖B, the driving motivation for this work. We will aim to establish that the
assertions are always true within system executions. This will be achieved by
considering them as diverging assertions (i.e. the process diverges if the assertion
is false), and establishing divergence-freedom of the resulting system.
This is exactly the kind of situation that Theorem 1 is intended to apply to.
That theorem allows consideration of divergences separately, so we can consider
diverging assertions on diﬀerent channels separately. In order to do this, we can
convert other assertions (those that are not the focus of interest) to blocking
assertions. The following theorems give the justiﬁcation for this, and relate this
syntactic transformation to the results of the preceding section.
Lemma 7. If Q ′ is Q with diverging assertions on channels in a set C replaced
by blocking assertions, then Q ′ = Q ‖ BLOCKαQ (D) for some set of divergences
D ⊆MD [[Q ]]{|C |}.
Proof. By structural induction over Q . This includes the case for parallel, thus
Q can be a parallel combination of processes.
The following corollary shows how we can use a divergence-freedom check of
P ′ ‖ Q ′, which is P ‖ Q with suitable diverging assertions replaced by blocking
assertions, to show that certain divergences of P are not divergences of P ‖ Q .
Corollary 2. If c is a channel of the process P such that
1. P ′ is the process P with some diverging assertions replaced by blocking as-
sertions, but with no assertions on c replaced
2. {| c |} ∩ de(Q) = ∅
3. Q ′ is the process Q with some diverging assertions replaced by blocking as-
sertions.
4. P ′ ‖ Q ′ is divergence-free
then tr ∈ MD [[P ‖ Q ]]  αP ∩MD [[P ]]{|c|} = ∅
This is a restatement of Corollary 1 in the light of Lemma 7.
It can also be written in a form which more directly corresponds to condition
(2) of Theorem 1, showing how that condition can be established for particular
process channels.
Corollary 3. Given a family of processes {Pi}i∈I , and a particular Pi and
subset of processes {Pj }j∈J , if c is a channel of the process Pi such that
1. P ′i is the process Pi with some diverging assertions replaced by blocking as-
sertions, but with no assertions on c replaced
2. For each j ∈ J , {| c |} ∩ de(Pj ) = ∅
3. For each j ∈ J , P ′j is the process Pj with some diverging assertions replaced
by blocking assertions.
4. Pi ‖ ‖
j∈J P
′
j is divergence-free
then for any a ∈ {| c |} we have a 
∈ de(Pi ‖ ‖
j∈J Pj ).
3.4 Chunks with B machines
The motivation for this work arises from the need to consider CSP processes in
parallel with B machines. B machines have a CSP failures-divergences semantics,
so the theorems from Section 3.3 are applicable, and B machines are considered
as CSP processes from the point of view of Theorem 1. However, they are not
written using CSP syntax, so the syntax-oriented approach from Section 3.3 of
manipulating assertions is not applicable. However, some chunks may require
the consideration of some B machines in a system description, since it may be
the constraints imposed by the B machine that prevent divergence in some other
component. In order to make use of B machines in chunks within Theorem 1,
we need another approach.
There is already a theory for establishing divergence-freedom of P ‖ M , where
M is a B machine and P is a CSP controller whose alphabet contains that of M .
M interacts with P via its machine channels, where channel inputs and outputs
correspond to operation calls of the B machine. Divergence-freedom is established
by identifying a control loop invariant CLI which is true every recursive call of
P , and which ensures that divergence does not arise on an individual traversal
of the control. Further details of this approach can be found in [14].
The following lemma will be useful in establishing condition (2) of Theorem 1
in cases where the chunk contains a B machine. This will be necessary in cases
where the process under consideration (i.e. the Pi) is the B machine.
Lemma 8. If C is the set of machine channels of machine M , and P is the
controller for M , and P ′ is the process P except that non-machine channels
block in P ′ where they diverge in P, and P ′ ‖ M is divergence-free, then any
event in {| C |} is not a diverging event for P ‖ M.
Proof. This is justiﬁed by Corollary 1. If D is P ’s set of non-machine channels,
then we are blocking P on MD [[P ]]{|D|}, and M on DM = ∅. Then we have the
following conditions:
1. DM ⊆MD [[M ]] \ MD [[M ]]{|C |}
2. DP ⊆MD [[P ]] \ MD [[P ]]{|C |}
3. M ‖ BLOCKαM (DM ) ‖ P ‖ BLOCKαP (DP ) is divergence-free
The ﬁrst follows because DM = ∅; the second follows because only minimal
divergences on channels in D are blocked; and the third we have from the fact
that M ‖ P ′ is divergence-free. Thus we can deduce from Corollary 1 that
MD [[M ‖ P ]]  αM ∩MD [[M ]] = ∅.
This lemma is useful, since we can use CLI techniques to show that P ′ ‖ M is
divergence-free.
3.5 Pulling it all together
The overall aim is to provide support for establishing that a CSP‖B system
description is divergence-free. Divergences can arise when B operations are called
newship
errornew
waitinghandle
transfer
errortransfer quayhandle
leave
join
emptyquery
dockedreport
newarrival
departure
quayvacantquery
errorquay
leaving
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Waiting Quays
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Fig. 2. Port system architecture
outside their preconditions, and it is the responsibility of the designers of the
CSP controllers to ensure that this does not occur.
The B machines must be considered as chunks with their controllers providing
their environment. In many situations, it may be the case that a CSP controller
cannot guarantee this in isolation for the machine under its control, and that
constraints imposed by the rest of the system also need to be factored in. Existing
results allow divergence-freedom to be established for a machine in parallel with
a single sequential process, and so information from other parallel components
needs to be introduced into the controller as assertions on the channels.
Having introduced diverging assertions onto some of the channels within the
CSP parts of the system, we then need to identify chunks to verify that these
diverging assertions do not introduce new divergences. For chunks consisting
purely of CSP processes, the divergence-freedom check can be carried out using
FDR. The next section will illustrate this process.
4 Example
We will begin by describing the structure of the system and its components.
Then we will show how to verify that the system is divergence-free using the
chunks technique. Consider the following system:
PortSystem = ShipsCtrl ‖WaitingCtrl ‖ QuayCtrl ‖Waiting ‖ Quays
It comprises of three controllers and two machines as shown in Figure 2. It
tracks the entering of ships and their docking at quays. A ship can enter a port
MACHINE Waiting
SEES Bool TYPE , Context
VARIABLES waiting
INVARIANT waiting ∈ iseq ( SHIP )
INITIALISATION waiting := [ ]
OPERATIONS
join ( ss ) =̂ PRE ss ∈ SHIP ∧ ss ∈ ran ( waiting )
THEN waiting := waiting ← ss
END ;
ss ←− leave =̂ PRE waiting = [ ]
THEN ss := first ( waiting ) ‖ waiting := tail ( waiting )
END ;
bb ←− emptyquery =̂
IF waiting = [ ]
THEN bb := TRUE
ELSE bb := FALSE
END
END
Fig. 3. Waiting machine
and proceed to a waiting queue. A ship can be transferred from the waiting
queue to a quay. A ship can also leave a quay so that it is no longer tracked by
the system. Only one ship is allowed to be docked at a particular quay. A ship
cannot be both waiting and docked at a quay at the same time.
The main state associated with this example is the waiting queue, and the
quays at which ships can dock. This information is captured as an injective
sequence of ships, waiting, and a partial injective function, docked. We would
naturally use B to hold this data in separate machines and provide a rich set of
operations to manipulate it. Figure 3 deﬁnes the Waiting machine which contains
three operations: join, leave and emptyquery. The ﬁrst operation appends a
new ship to the waiting queue. The second operation extracts a ship from the
head of the waiting queue. The third operation does not change the state of the
queue and simply examines whether the waiting queue is empty.
Figure 4 deﬁnes the Quay machine which also contains three operations:
newarrival, departure and queryvacantquay. The ﬁrst operation allocates
a ship to a randomly unoccupied quay. The second operation removes the ship
which is docked at a particular quay qq. The third operation examines whether
the quay qq is not occupied by a ship. In both machines we note that the types
for ships and quays are given in a separate context machine, Context, which is
accessible by all machines (but not provided here).
Let us now consider how these operations are called within their associated
controllers. Our initial attempt at deﬁning controllers is given in Figure 5 and
their aim is to co-ordinate the main behaviour of ships we identiﬁed earlier. In
addition to WaitingCtrl and QuaysCtrl we have included a ShipsCtrl to illus-
MACHINE Quays
SEES Bool TYPE , Context
VARIABLES docked
INVARIANT docked ∈ QUAY  SHIP
INITIALISATION docked := ∅
OPERATIONS
quay ←− newarrival ( ss ) =̂
PRE ss ∈ SHIP ∧ dom ( docked ) = QUAY ∧ ss ∈ ran ( docked ) THEN
ANY qq
WHERE qq ∈ QUAY − dom ( docked )
THEN docked ( qq ) := ss ‖ quay := qq
END
END ;
ss ←− departure ( qq ) =̂ PRE qq ∈ dom ( docked )
THEN docked := { qq } − docked ‖ ss := docked ( qq )
END ;
bb ←− quayvacantquery ( qq ) =̂ PRE qq ∈ QUAY
THEN IF qq ∈ dom ( docked )
THEN bb := FALSE
ELSE bb := TRUE
END END
END
Fig. 4. Quays machine
trate that the CSP‖B architecture can accommodate processes which have no
corresponding B machines.
The ShipsCtrl regulates the arrival of new ships using the newship event and
observes their departure using the leaving event. This process keeps track of all
the ships being monitored in the port system using the set ss.
Once a new ship has arrived along channel waitinghandle the WaitingCtrl
aims to place it appropriately in the waiting queue by interacting with the B
machine along channel join. The WaitingCtrl also transfers a ship from the
waiting queue so that the QuaysCtrl can record its docking at a quay. To achieve
this transfer the WaitingCtrl queries the B machine, using queryemptyquay, to
check that the waiting queue is non-empty, then a communication along leave
extracts an appropriate ship which is passed to QuaysCtrl along quayhandle,
which in turn records the docking using the operation newarrival.
QuayCtrl also can deal with ships vacating a particular quay. A similar pat-
tern of behaviour is followed where the B machine is queried to check that the
quay is occupied, and if it is, the appropriate ship is extracted and QuayCtrl
communicates with the ShipsCtrl to record its removal from the system using
the leaving event.
SC (ss) =newship?s →if (s ∈ ss)
then errornew → SC (ss)
else waitinghandle!s → SC (ss ∪ {s}))
 leaving?s → SC (ss − {s})
ShipsCtrl= SC ({})
WaitingCtrl = waitinghandle?s → join!s →WaitingCtrl
 transfer →emptyquery?b →
if (b = true)
then errortransfer →WaitingCtrl
else leave?s → quayshandle!s →WaitingCtrl
QuaysCtrl = quayshandle?s → newarrival !s?q → dockedreport !s!q → QuaysCtrl
 vacate?q →quayvacantquery !q?b →
if (b = true)
then errorquay → QuaysCtrl
else departure!q?s → leaving !s → QuaysCtrl
Fig. 5. Initial CSP Controllers
4.1 Adding assertions to the controllers
In the previous section our informal description of the various patterns of be-
haviour that port can undertake glossed over the fact that the four modifying
operations of B have nontrivial preconditions. It is the responsibility of the con-
trollers to make sure that the operations are called within their preconditions
so that they do not contribute any divergent behaviour. Let us re-examine the
WaitingCtrl and the QuaysCtrl controllers. The ShipsCtrl can remain as in Fig-
ure 5.
Consider the join and leave operations called by WaitingCtrl. The precon-
dition of the join operation signiﬁes that only a ship that is not already waiting
should be considered. The control ﬂow of the processes gives us this, and so a
synchronisation with waitinghandle ensures that the ship is a valid one. However,
our aim is to prove divergence freedom by considering controller/machine pairs
as a single chunk in the following section. Consequently, any assumptions we
need to make about ships in order to ensure that the precondition of join holds
have to be recorded in the WaitingCtrl. We have two ways of doing this: ﬁrst we
can call a query operation to see whether the ship is in the waiting queue before
calling join, second we can annotate the appropriate channel with an assertion
as is shown in Figure 6. The assertion needs to capture the fact that the ship
s is not already in the queue. Therefore, the CSP needs to contain some state
so that this can be expressed. It need not capture all the details of the order of
the queue, it only needs to record the set of ships in the queue, represented by
wss. This is an abstraction of the B state and is duplicated in the CSP for the
purposes of proof, after which it can be dropped again. The assertion is placed
WC (wss) =(waitinghandle?s{s /∈ wss} → join!s →WC (ss ∪ {wss}))
 (transfer→ emptyquery?b →
if (wss = {})
then errortransfer →WC (wss)
else leave?s{s ∈ ss} → quayshandle!s →WC (wss − {s}))
WaitingCtrl = WC ({})
QC (dss) =(quayshandle?s{s /∈ dss} →newarrival !s?q →
dockedreport !s!q → QC (dss ∪ {s}))
 (vacate?q→ quayvacantquery !q?b →
if (b = true)
then errorquay → QC (dss)
else departure!q?s{s ∈ dss} → leaving !s → QC (dss − {s}))
QuaysCtrl = QC ({})
Fig. 6. Augmented CSP controllers
at the point in the process where the value of the ship is bound, i.e., on wait-
inghandle. We choose the second option because we know that when the whole
system is composed together the control ﬂow ensures that the precondition is
true and therefore we don’t need the extra overhead of calling a query operation.
We only need these annotations when breaking down the proof into chunks.
The leave operation should only be called when the queue is non-empty.
Here, we use a query operation to check whether the queue is empty. We cannot
add a diverging assertion because they are checked after communication has
occurred. What we require is a way of blocking the call to the operation when
wss is empty. We cannot use a blocking assertion on the machine channel because
this would violate our non-discriminating property discussed in [13]. Therefore,
a query operation is the only way to provide the required level of control here.
Second, the way in which we augment the QuaysCtrl, so that we will be
in a position to prove the chunk QuaysCtrl ‖ Quays , is similar to the way we
augmented WaitingCtrl. We annotate the quayhandle channel with a diverging
assertion to check that the ship to be docked is not already docked. Thus, when
we call newarrival the precondition will hold. The assertion is expressed using
the set dss in QuaysCtrl. The set is an abstraction of the docked ships. Here
again, the CSP description does not need to be concerned about where the ships
are docked, it simply needs to track whether they are or not. We also provide
a query operation to provide the required level of control prior to calling the
departure operation.
Notice that there are two further assertions in Figure 6, and both of these are
as a result of a factoring in the constraints imposed by the rest of the system.
We need to know that the ship being passed to the QuaysCtrl is in fact in the
waiting queue, and the diverging assertion {s ∈ wss} will enable us to check
this. Then we will be sure that the ships in the waiting queue and the quays
do not overlap. Similarly, we need to know that when a ship is leaving that it
was indeed one of the ships in a quay, and the diverging assertion {s ∈ dss} will
enable us to check this. Then when the state of ss in ShipCtrl is updated we
can be sure that the ship removed from the quay will also be removed from the
whole system.
4.2 Splitting the Port System into chunks
The resulting system from the above discussion is a port system comprising of
three controllers, two of which contain diverging assertions; and two machines.
We will now demonstrate the application of Theorem 1 on each of the processes
to show that the overall PortSystem is divergence-free.
Consider theWaitingmachine. An appropriate chunk isWaitingCtrl ‖Waiting.
in order to demonstrate that this is divergence-free we would need to show that
none of the machine channels are diverging events of WaitingCtrl ‖ Waiting.
First we transform the diverging assertion on waitinghandle to a blocking asser-
tion but leave the diverging assertion on leave, then we can show using the CLI
technique that the transformed controller WaitingCtrl ′ ‖Waiting is divergence-
free. Applying Lemma 8 enables us to conclude that WaitingCtrl ‖ Waiting is
divergence free.
Consider the Quays machine. An appropriate chunk is QuaysCtrl ‖ Quays .
In order to demonstrate that this is divergence-free we need to show that none
of the machine channels are diverging events of QuaysCtrl ‖ Quays . First we
transform the diverging assertion on quayshandle to a blocking assertion but
leave the diverging assertion on departure, then we can show using the CLI
technique that the transformed controller QuaysCtrl ′ ‖ Quays is divergence-free.
Applying Lemma 8 enables us to conclude that QuaysCtrl ‖ Quays is divergence
free.
Now we can turn our focus to the controllers and consider the application of
Theorem 1 for each of them. There is nothing to prove for ShipsCtrl because it
does not contain any diverging events.
ConsiderWaitingCtrl. It can diverge on two channels waitinghandle and leave.
We need not identify a chunk to show the absence of divergence on leave because
we have already done that as part of the ﬁrst chunk above. Consider diverging
on waitinghandle. We require the co-operation of ShipsCtrl to discharge this.
We transform the leave assertion into a blocking assertions in line with condi-
tion 1 in Corollary 3. Then we can establish that ShipsCtrl ‖ WaitingCtrl is
divergence-free using FDR and this meets condition 4 of Corollary 3. Applying
Lemma 8 enables us to conclude that {it waitinghandle} is not a diverging event
of WaitingCtrl ‖Waiting.
Consider QuaysCtrl. It can diverge on two channels quayhandle and depar-
ture. We need not identify a chunk to show the absence of the divergence on
departure because we have already done that as part of the second chunk above.
Consider diverging on quayhandle. We require the co-operation of WaitingCtrl
to discharge this diverging assertion. First we transform the diverging asser-
tions on leave from WaitingCtrl and departure from QuayCtrl and this is in line
with conditions 1 and 3 in Corollary 3. Then we can show using FDR that
QuaysCtrl ‖WaitingCtrl is divergence-free and this meets condition 4 of Corol-
lary 3. ShipsCtrl is a simple Pj since it is itself divergence-free and therefore
condition 2 and 3 hold. This allows us to conclude that quayshandle does not
contribute any divergent behaviour.
The above has shown that we can show that all chunks are divergence-free.
Using results from [13] we can then remove any of the assertion annotations and
this allows us to conclude that the original port system is divergence-free.
In the above example, it would have been possible to group all the controllers
together and prove divergence freedom of the controllers on their own, and then
prove the individual controller/machine pairs and deduce that the combination
is divergence-free. This was the necessary approach in [13]. What we have shown
above is that we can systematically go through each process in a combined
system, and show that it is divergence free either by using the CLI technique
or in FDR once we have transformed the chunk into an appropriate form. We
have had some concerns over the scalability of the previous approach because
it may not always be possible to group all the controllers together. This work
gives us a much ﬁner grained way of proving divergence-freedom which we feel
will potentially be more scalable than the previous technique presented in [13].
5 Conclusion
Our principle of composing components and describing their interactions res-
onates in the Reo coordination model [2]. The main diﬀerences is that Reo does
not concentrate on the entities that are connected to the interacting components,
rather the method is concerned with governing the ﬂow of data between compo-
nents and developing support for dynamic reconﬁguration of its connectors. The
work that is most closely related to ours is csp2B [3] and the recent extensions to
proB [4]. The former is a purely syntactic transformation of a CSP description
into B. The CSP descriptions can be very expressive, allowing interleaving, but
the work does not address any compositional veriﬁcation issues. Very promising
new work is emerging which has the same semantic foundations as our approach.
The authors of [4] also consider a B machine as a process that can engage in
events in the same way that a CSP process can and so an operation call is a
synchronisation of a CSP event with its corresponding operation. To the best of
our knowledge they have not yet examined the issues related to the scalability of
their approach. Their work currently focuses on automating consistency check-
ing of a combined CSP and B speciﬁcation. One future avenue worth pursuing
would be to investigate whether the ProB form of consistency checking could be
tailored to automating the CLI proof that we carry out to show that a P ‖ M
is divergence-free.
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